

1. Services

1.1 Design Services Consulting

1.1.1 Board/System Design Service Consulting: Services offered to a unique customer to deliver modified or completed printed circuit board (PCB), module, or system designs, products, libraries, verification, etc.

1.1.2 Semiconductor Design Service Consulting: Services offered to a unique customer to deliver modified or completed semiconductor or Semiconductor Intellectual Property (SIP) products, designs, libraries, retargeting, verification, etc.

1.2 Custom Tool Development & Design Environments and Product Data Management (PDM) and Component Information Systems (CIS) Services

Services offered to a unique customer to customize design tools and their environments, product data management systems, and component information management.

1.3 Training Services

Educational products and/or services (excluding university programs/training) offered to a broad set of customers, relating to electronic design, electronic design methodology, electronic design languages, and/or the use of electronic design automation tools.

1.4 Design Flow and Methodology Development

Services offered to a unique customer to provide advice and support to help transform, optimize, and port design flows and methodologies.

1.5 Other Services

Services offered to a broad set of customers, such as product installation and field application support.

2. Computer-Aided Engineering (CAE) Tools

2.1 Electronic System Level (ESL) Design, Synthesis and Verification

Software tools that design, model, simulate, create and/or analyze the functionality and performance of system-level designs (including elements of hardware and software), as well as the interaction of the hardware and software elements of these designs.

2.1.1 ESL Design

2.1.1.1 Algorithm Design and ESL Modeling: Software tools used to model, develop, debug, analyze, simulate and visualize the functional behavior of a design (or parts of a design) modeled in a high-level abstraction, either untimed or containing timing specifications. Informally, these tools focus on "the what" e.g. validation of functional specifications against requirements, rather than "the how" e.g. verification of the implementation against the specification. In particular, this

category does not include system-level analysis tools (see 2.1.1.3) nor system-level verification tools (see 2.1.3.1 ESL Verification).

2.1.1.2 Design Assembly: Software tools used to assemble a collection of hardware and software IP blocks into a system (including platform-based design tools).

2.1.1.3 System-Level Architecture Analysis: Software tools that enable the designer to analyze architectural characteristics of system-level designs such as power, area, verifiability, bus optimization, and memory utilization (including elements of hardware and software). Tools in this category analyze designs above the RTL-Level of abstraction. Does not include tools whose primary use is validation of functional characteristics (see 2.1.1.1 Algorithm Design and ESL Modeling).

2.1.2 ESL Synthesis: Software tools that transpose a C/C++, SystemC or similar high level input design abstraction and implement the design in an RTL-Level design description output. Tools in this category at their essence include a “scheduler” which is responsible for automatically assigning (scheduling) operations over clock cycles.

2.1.3 ESL Verification and ESL Virtual Prototyping

2.1.3.1 ESL Verification: Software tools that simulate and verify the functionality and/or performance of a system-level design, including the verification of the interaction between the design’s hardware and software elements. This includes tools and interfaces that link hardware/software simulation and analysis to software debuggers and logic simulators. This category only includes tools that are specific to system-level verification and which are not covered in other categories, such as logic verification.

2.1.3.2 ESL Virtual Prototyping: Software tools that provide the simulated performance of a design (or part of a design) to a target user of the functionality of the design. (i.e., a virtual prototype of a hardware and firmware design for use by a software designer for software application development and/or verification).

2.2 Design Entry Tools (Textual and Graphical)

2.2.1 HDL and Graphical Design Entry: Software tools that support design entry via hardware description languages, Boolean equations, high-level graphical methods, or a combination of these methods. High-level graphical methods may also include a schematic editor if sold in a bundled package.

2.2.2 IC Schematic Entry: Software tools that are commonly referred to as schematic editors used for integrated circuits. This category includes analog schematic entry, but not generic drawing packages.

2.3 Logic Verification

2.3.1 RTL Simulation: Simulators and integrated simulation tool suites used to verify logic designs using one or more RTL languages (i.e. VHDL, Verilog, SystemVerilog).

2.3.2 Dynamic Verification and Auxiliary RTL Simulation: Software tools that connect to RTL simulators to assist in the verification of RTL-based designs.

2.3.3 Static Verification: Software tools that use non-simulation-based techniques to assist with the verification of digital designs, such as linters, coverage checkers, and assertion-based verification point tools. Note: Equivalence checking tools are reported separately under formal verification. Additionally, static timing analysis is reported separately under analysis tools. Excludes formal-based tools reported in 2.5.2.

2.3.4 Hardware-Assisted Verification: Hardware-based design verification tools, including emulation and acceleration.

2.3.5 Other Logic Verification and Simulation Tools (Including Gate-Level Simulators): Any other Logic Verification and Simulation Tools (including Gate-Level Simulators) not listed above.

2.4 Analog & Mixed Signal Simulators

2.4.1 Analog Simulators: Software tools that simulate only analog signals.

2.4.2 Mixed-Signal Simulators: Software tools that simulate mixed signals, i.e. both the analog and digital portions of a design. Includes interface packages for linking analog and digital signals.

2.4.3 RF Simulators: Software tools that simulate both at the circuit-level and/or system-level for RF/high-frequency and/or microwave designs. This category includes tools that perform linear frequency-domain simulation, harmonic-balance based simulators, circuit envelope simulators, RF/microwave transient/convolution simulators, and any RF/communication system-level simulators. It does not include tools defined in 2.6.5 as Analog and High-Frequency Analysis Tools.

2.4.4 EM Solvers, or Planar & 3D EM Solvers: Software tools that model and analyze the electrical characteristics and/or performance of physical geometries and/or structures, both 2-dimensional (2D, 2.5D) and/or 3-dimensional (3D), through electromagnetic techniques. This category excludes software tools identified as Parasitic Extraction Tools defined in 4.4.

2.5 Formal Verification

2.5.1 Equivalency Checking: Software tools that use formal techniques to verify the functional equivalence of a design as it is transformed from one stage of the design process to the next. Includes RTL-to-RTL, RTL-to-Gate, Gate-to-Gate, etc.

2.5.2 Property Checking: Software tools that use formal analysis techniques - statically or in conjunction with other means such as simulation - to verify design properties such as assertions, assumptions, constraints, etc. used to define proper functional behavior of a design, which can be either user-specified or automatically extracted.

2.6 Analysis Tools

The tools in this category may work at any level of abstraction: behavioral, register-transfer-level (RTL), gate-level, or the physical layout of a device or system.

2.6.1 IC/ASIC Static Timing Analysis: Software tools that calculate delays (delay calculators) or detect timing violations in a digital design by checking the clock frequency with appropriate gate-level and interconnect delay models.

2.6.2 IC/ASIC Signal Integrity Analysis: Software tools used to analyze electrical signal behavior in wiring networks contained in integrated circuits (ICs); includes cross-talk and substrate noise analysis.

2.6.3 IC/ASIC Power Analysis and Optimization: Software tools that analyze, optimize, or diagnose power consumption and IR drop problems, or provide automatic power reduction in electronic circuits.

2.6.4 IC/ASIC Transistor-Level Simulation and Analysis: High-capacity circuit simulation tools designed specifically for timing and/or power analysis, that accept a SPICE netlist for input, and that handle capacities of a million or more transistors.

2.6.5 Analog and High-Frequency IC/ASIC Analysis: An environment and its sub-tools dedicated to setting up and running analog, RF, and/or mixed-signal simulators and analyzing the results that are produced in either a manual or automated manner. Does not include simulation or analysis tools defined elsewhere.

2.6.6 Other IC/ASIC-Related Analysis: Software products used to analyze electrical, thermal, EMC, power, and timing related to IC wiring networks. This category also includes tools used in conjunction with analysis, such as floorplanning, interconnect tracing, and topology extraction.

2.7 Design-for-Test and Test Automation Tools

2.7.1 ATPG: Automatic Test Pattern Generation for full-scan, partial-scan, and non-scan designs.

2.7.2 BIST

2.7.2.1 Memory: Insertion of circuitry or IP blocks that perform a Built-in Self-Test function for embedded and/or external memories.

2.7.2.2 Logic: Insertion of circuitry or IP blocks that perform a Built-in Self-Test function for random logic.

2.7.2.3 Mixed-Signal: Insertion of circuitry or IP blocks that perform a Built-in Self-Test function for mixed-signal circuits.

2.7.3 Scan

2.7.3.1 Internal: Insertion of internal scan circuitry to support ATPG or logic BIST.

2.7.3.2 Boundary: Insertion of IEEE 1149.1, 1149.6 or 1149.7 circuitry.

2.7.4 Fault Simulation and Other Test: Fault simulation/grading of functional vectors. Also includes methods or IP for test reuse, scan wrappers, pattern mapping, etc.

2.8 Synthesis

Software tools that read a high-level electronic design description and implement it at a lower level of abstraction. Synthesis tools typically implement a design down to the gate level, and provide for logic optimization and library retargeting.

2.9 Other CAE Hardware & Software

Any other CAE hardware or software tool not listed above.

3. PCB & MCM Layout Tools

3.1 PCB Schematic Entry

Printed Circuit Board (PCB) software products commonly known as schematic editors or schematic capture tools. This category also includes analog schematic entry, but not generic drawing packages.

3.2 PCB Analysis

Software products used to analyze electrical, thermal, EMC, power, and timing related to wiring networks in PCBs other PCB-related designs. This category also includes tools used in conjunction with analysis, such as PCB floorplanning, interconnect tracing, and topology extraction.

3.3 IC Package Analysis

Software products used to analyze electrical, thermal, EMC, power, and timing related to wiring networks in IC Packages, multi-chip packages or MCMs. This category also includes tools used in conjunction with analysis, such as floorplanning, interconnect tracing, and topology extraction.

3.4 Other System Interconnect Analysis

Software products used to analyze electrical, thermal, EMC, power, and timing related to wiring networks other than PCBs or IC Packages, including cables, harnesses, connectors, sockets, optics. This category also includes tools used in conjunction with analysis, such as floorplanning, interconnect tracing, and topology extraction.

3.5 PCB Computer-Aided Manufacturing

Software tools used to interface design with manufacturing for PCB design.

3.6 PCB Physical Design

Physical design tools for the placement of physical components and/or the routing of interconnect signal traces on printed circuit board (PCB) assemblies. At a minimum, a PCB layout tool must have the capability to determine the placement of components or to route interconnect wiring. A PCB layout tool may include design rule checking, photoplotting output, provided that it handles layout.

3.7 IC Package Physical Design

Physical design tools for the placement of physical components and/or the routing of interconnect signal traces on IC Package or multi-chip package assemblies. At a minimum, a layout tool must have the capability to determine the placement of components or to route interconnect wiring. A layout tool may include design rule checking, mask outputs, and interfaces to manufacturing, provided that it handles layout.

3.8 Other Physical Design

Physical design tools for fabrics other than PCB and Packaging such as cables, harnesses, connectors, sockets, optics. This may involve placement of physical components and/or the routing of interconnect. May also include standalone design rule checking, mask outputs, and interfaces to manufacturing.

3.9 Library & Design Data Management

Descriptions and management of design elements used for designing physical interconnect systems. This category includes component models for simulation or analysis, symbols, component information systems, library development tools, library management tools, and design libraries. It does not include semiconductor IP (SIP), blocks, or libraries used in IC design.

3.10 Other PCB & MCM Hardware & Software

Any other PCB & MCM hardware or software tool not listed above.

4. IC Physical Design & Verification Tools

4.1 Physical Implementation

Software tools that automatically perform the placement and routing of circuits on an integrated circuit (IC) or application-specific integrated circuit (ASIC). Includes tools for designing gate arrays, embedded arrays, standard cells, and irregularly-sized macro- or mega-cell blocks. Also includes software tools that analyze timing, size, power dissipation, and routability before detailed physical layout. These include tools that provide estimations of interconnect resistance, capacitance, and/or inductance. May also include tools that perform synthesis and placement (but not routing), solely for the purpose of creating high-level graphical depictions of the topology of an integrated circuit layout.

4.2 IC Full Custom Layout

Software tools for hand-crafted full-custom ICs. Includes polygon editors, symbolic editors, and compactors.

4.3 IC Layout Verification

Software tools that verify that the layout topology of circuits which has undergone placement, routing, and compaction does not violate any fabrication process rules, i.e. design rule checkers (DRC). Includes electrical rule checkers (ERC), which verify that no electrical rule violations have occurred, and layout-versus-schematic (LVS) checkers, which verify that the physical implementation of the design matches its logical implementation.

4.4 Parasitic Extraction

Software tools that translate IC layout data into networks of electrical circuit elements (transistors, resistors, and capacitors) and parasitic elements (interconnect capacitance, resistance, and inductance). These tools are used to model the timing, power, and signal behavior of the IC design. Includes network reduction tools and two-dimensional and three-dimensional field solvers.

4.5 RET EDA (Including OPC and PSM)

EDA software used for modifying full-chip production designs on an existing defined production process to enhance resolution, process-window, and ultimately yield. Reticle Enhancement Technology (RET) software supports the full-layer layout geometry manipulation and empirically-modeled simulation necessary for a range of RET layout modifications such as Optical Proximity Correction (OPC), Strong Phase Shift Mask (PSM), Attenuated PSM, Scattering Bars, and support for illumination patterns such as Quadrupole and Annular. Rule-based OPC tools are reported in the IC Layout Verification Tools (4.3) category. Model-based OPC tools are reported in this category.

4.6 Technology CAD (TCAD)

Software used for simulating, exploring, analyzing and optimizing device, process, and/or optical parameters during the process of researching and developing a new semiconductor process. These tools are never used for production processing of complete IC designs, and are typically used only on very small test structures due to computational constraints and the complexity of simulation setup and calibration. The input parameters to simulation are numerous first-principle-type physical parameters rather than empirical, summary-type parameters. These tools are sometimes used for calibrating full-chip production software tools.

4.7 Mask Data Prep

Software used for modifying full-chip production designs from the physical designer's DRC-clean layout into the various modified layers required for IC manufacturing (geometry processing), and the software that is used in most, but not all, cases to translate the design data from the EDA-standard formats into proprietary mask-writer (fracturing) and mask-inspection formats, including proprietary machine formats. This category also

includes software used for frame generation, reticle layout and floorplanning (reticle organization), wafer floorplanning, and optimization.

4.8 Yield Enhancement

Software tools that modify a physical layout to avoid manufacturing process vulnerabilities and improve chip yield. Excludes RET & OPC tools reported in 4.5.

4.9 Other IC/ASIC and FPGA Physical Design and Verification Tools

Any tools for IC/ASIC and FPGA physical design and verification and yield optimization that are not listed above.

5. Semiconductor Intellectual Property (SIP)

5.1 SIP-Related Tools

5.1.1 Module Generators: Software tools used exclusively to generate SIP from regular parameterizable physical structures that are based on a fixed set of base leaf cells. Includes tools to create integration views for SIP blocks created by the Module Generator. Module Generators (which are also termed "Target Compilers") produce physical blocks from a set of design parameters that are based on physical and electrical design rules.

5.1.2 Development Tools for Module Generators: Software tools used for developing module generators, or for porting or compacting physical libraries. These tools automate the process of characterization, documentation, quality assurance, and generation of all the EDA views necessary to use the libraries. Includes IC/ASIC library porting tools, which automatically migrate an implemented design that was created using a particular fabrication process and set of design rules to a different fabrication process and set of design rules.

5.1.3 SIP Creation and Packaging: Software tools designed exclusively for authoring new reusable SIP blocks or for converting existing SIP blocks from a non-portable to a portable form. Includes tools that offer automated construction of parameterized SIP, and tools for performing physical-to-physical conversions. Also includes tools that create functional and timing "views" of an SIP block, as well as protected (encrypted) versions of Proprietary SIP and/or Standards-Based SIP.

5.1.4 SIP Management: Software tools for SIP database management, delivery, and publishing.

5.1.5 Royalty-Based SIP: Semiconductor intellectual property that does not fit into any previously defined category, and/or revenue obtained for the "right to use" of intellectual property in the development or manufacture of a semiconductor. Examples of "right-to-use" intellectual property include royalty fees paid for the use of an EDA tool, or fees paid for a license to manufacture using intellectual property in the form of

a unique methodology, process recipe, architecture, or other proprietary technology. Specific examples include royalty fees paid for the right to incorporate an OPC technology into a design, or the right to include BIST technology into a design, paid for in the form of a royalty.

5.1.6 Library Characterization: Software tools used to characterize standard cells, I/O, macro or memory SIP and generate the timing, noise and power libraries required for analysis, synthesis and physical implementation tools.

5.2 Macrocells and Cores

5.2.1 Physical Libraries: The class of building blocks or elements used to assemble or compile a virtual component into a particular target process. The library provides a physical representation of the logic and functional elements of the design.

5.2.2 Memory Elements: Any storage element, from circular buffers and memory cells up to complete memory blocks.

5.2.3 Non-Volatile Memory: Memory that retains its state without any power supplied.

5.2.4 Analog and Mixed Signal: An IP block or virtual component with circuitry that provides analog functionality, usually requiring additional considerations over standard digital SIP.

5.2.4.1 RF: Virtual components and interfaces for wireless radio-frequency physical media interfaces.

5.2.4.2 Components: Includes A/D, D/A, comparators, amplifiers, detectors, pulse compression, sources, switches, PLL/VCO, reference/regulators, pulse-width modulators, and other components.

5.2.4.3 Signal Processing: Includes filters, couplers, doppler, target and clutter, mixers, and multipliers/dividers.

5.2.5 Arithmetic, Mathematic, and Logic Functional Blocks

5.2.6 Interface/Peripheral Cores: Interfaces and peripherals (in the form of software or RTL) that conform to recognized standards, or which perform standard functions such as timers or keyboard controllers.

5.2.6.1 xDSL

5.2.6.2 PCI Controllers

5.2.6.2.1 PCI Controller Cores (Soft RTL/Firm/Hard)

5.2.6.2.2 PCI Controller PHY

5.2.6.2.3 PCI Stacks & Drivers

5.2.6.3 USB Controllers**5.2.6.3.1 USB Controller Cores (Soft RTL/Firm/Hard)****5.2.6.3.2 USB Controller PHY****5.2.6.3.3 USB Stacks & Drivers****5.2.6.4 PCMCIA****5.2.6.5 IEEE 1284****5.2.6.6 IEEE 1394****5.2.6.7 SONET****5.2.6.8 Ethernet (IEEE802.x) Controllers****5.2.6.8.1 Ethernet Controller Cores (Soft RTL/Firm/Hard)****5.2.6.8.2 Ethernet Controller PHY****5.2.6.8.3 Ethernet Stacks & Drivers****5.2.6.9 Bluetooth****5.2.6.10 Rapid I/O****5.2.6.11 Infiniband****5.2.6.12 Fiberchannel****5.2.6.13 SPI-4****5.2.6.14 DDR Controllers****5.2.6.14.1 DDR Controller Core****5.2.6.14.2 DDR Controller PHY****5.2.6.14.3 DDR Stacks & Drivers****5.2.6.15 SATA Controllers****5.2.6.15.1 SATA Controller Core****5.2.6.15.2 SATA Controller PHY****5.2.6.15.3 SATA Stacks & Drivers****5.2.6.16 PATA Controllers****5.2.6.16.1 PATA Controller Core**

5.2.6.16.2 PATA Controller PHY**5.2.6.16.3 PATA Stacks & Drivers**

5.2.6.17 Other Interface/Peripherals: Receivers/transmitters, timers, DMA controllers, keyboard controllers, and others.

5.2.7 CODEC/Encryption: All blocks used to encode or encrypt information for transmission purposes.

5.2.7.1 Encoders/Decoders**5.2.7.1.1 MPEGx****5.2.7.1.2 Viterbi****5.2.7.1.3 Reed Solomon****5.2.7.1.4 Turbo-coding****5.2.7.1.5 Other Encoders/Decoders****5.2.7.2 Encryption/Decryption****5.2.7.3 Modulators/Demodulators****5.2.7.4 Other CODEC/Encryption (Error Correction/Detection)**

5.2.8 Graphics, Imaging, and Audio: Blocks that perform graphic-, audio-, or image-processing functions to recognized standards or provide functions such as edge detection.

5.2.9 Processors: Any virtual component or block that can run software to perform a task.

5.2.9.1 Control plane processor SIP: All controllers and CPUs, including both real-time controllers and full application processors. The cores serve as the main programmer visible processing engine(s) on a device. Includes “multi-core” SMP processors.

5.2.9.1.1 System controller, real time**5.2.9.1.2 Application processor, non-real time**

5.2.9.2 Dataplane processor SIP: Communications DSPs, general purpose DSPs, media DSPs (audio, video, or imaging), graphics processors, network or packet processors (NPU), security processors, and real-time embedded controllers (only when the device contains another main controller/CPU in the control plane). All devices must be software programmable - thus excluding “hardware accelerators” that do not have their own standalone software program stream.

5.2.9.2.1 Communication DSP

5.2.9.2.2 Media DSP (audio, video, or imaging)**5.2.9.2.3 Embedded dataplane controller, real-time****5.2.9.2.4 Other dataplane (network, security, other DSP)**

5.2.10 Subsystems: Blocks that are made by combining more than one sub-block to form a subsystem or platform, including software and hardware blocks.

5.2.11 Test Functions: Virtual components that relate exclusively to test functions. Includes debug, self-test, and others.

5.2.12 DSP Functions: Virtual components that perform digital signal processing functions. This category pertains to dedicated hardware blocks that perform specific DSP algorithms or routines. Includes accelerators, building blocks, correlators, filters, transformers, and others.

5.2.13 Other Macrocells and Cores: Any new functional class that arises is put in this category until a separate class is created.

5.3 Verification SIP

SIP for the verification of other hardware IP or subsystems, including models, monitors, test suites, testbenches, assertions, and checkers.

5.3.1 Interface/Peripheral Cores**5.3.2 CODEC/Encryption****5.3.3 Graphics, Imaging, and Audio****5.3.4 Processors****5.3.5 Other Verification SIP****5.4 Embedded Software****5.4.1 Real-Time Operating Systems**

5.4.2 Stacks & Drivers: Communications protocols and other hardware-dependent software not associated with interface controllers in 5.2.6.

5.4.3 Applications: DSP or other real-time application software.

5.4.4 Other Embedded Software